Skip to content
Home/ Architecting and Building High-Speed SoCs: Design, develop, and debug complex FPGA-based systems-on-
Architecting and Building High-Speed SoCs: Design, develop, and debug complex FPGA-based systems-on-

Architecting and Building High-Speed SoCs: Design, develop, and debug complex FPGA-based systems-on-

No customer reviews yet ISBN 9781801810999 Packt Publishing

Design a high-speed SoC while gaining a holistic view of the FPGA design flow and overcoming its challenges.

Purchase of the print or kindle book includes a free eBook in the PDF format.


Key Features:

  • Use development tools to implement and verify an SoC, including ARM CPUs and the FPGA logic
  • Overcome the challenge of time to market by using FPGA SoCs and avoid the prohibitive ASIC NRE cost
  • Understand the integration of custom logic accelerators and the SoC software and build them


Book Description:

Modern and complex SoCs can adapt to many demanding system requirements by combining the processing power of ARM processors and the feature-rich Xilinx FPGAs. You'll need to understand many protocols, use a variety of internal and external interfaces, pinpoint the bottlenecks, and define the architecture of an SoC in an FPGA to produce a superior solution in a timely and cost-efficient manner.

This book adopts a practical approach to helping you master both the hardware and software design flows, understand key interconnects and interfaces, analyze the system performance and enhance it using the acceleration techniques, and finally build an RTOS-based software application for an advanced SoC design.

You'll start with an introduction to the FPGA SoCs technology fundamentals and their associated development design tools. Gradually, the book will guide you through building the SoC hardware and software, starting from the architecture definition to testing on a demo board or a virtual platform. The level of complexity evolves as the book progresses and covers advanced applications such as communications, security, and coherent hardware acceleration.

By the end of this book, you'll have learned the concepts underlying FPGA SoCs' advanced features and you'll have constructed a high-speed SoC targeting a high-end FPGA from the ground up.


What You Will Learn:

  • Understand SoC FPGAs' main features, advanced buses and interface protocols
  • Develop and verify an SoC hardware platform targeting an FPGA-based SoC
  • Explore and use the main tools for building the SoC hardware and software
  • Build advanced SoCs using hardware acceleration with custom IPs
  • Implement an OS-based software application targeting an FPGA-based SoC
  • Understand the hardware and software integration techniques for SoC FPGAs
  • Use tools to co-debug the SoC software and hardware
  • Gain insights into communication and DSP principles in FPGA-based SoCs


Who this book is for:

This book is for FPGA and ASIC hardware and firmware developers, IoT engineers, SoC architects, and anyone interested in understanding the process of developing a complex SoC, including all aspects of the hardware design and the associated firmware design. Prior knowledge of digital electronics, and some experience of coding in VHDL or Verilog and C or a similar language suitable for embedded systems will be required for using this book. A general understanding of FPGA and CPU architecture will also be helpful but not mandatory.

About the author

Product details

BrandPackt Publishing
Pub dateDec 9, 2022
ISBN-101801810990
ISBN-139781801810999
Paperback426.0 pages
LanguageEnglish
Dimensions0.87 × 7.52 × 9.25 in
Weight2 lb
Last updated 2026-04-24 13:22
$43.72 $46.99 6% off
You save $3.27 · list price $46.99
In stock — ships in 24 hours with free tracking
Delivery by Monday, September 7, 2026
Qty
Sign in to Add to Saved list
Free delivery on orders over $35.
15-day returns. Any reason.
Secure checkout. We never store card details.

Readers who bought this also bought

More from Hardware - Printers, Scanners & External Accessories
See all
Scalable Input/Output: Achieving System Balance
<b>The major research results from the Scalable Input/Output Initiative, exploring software and algorithmic solutions to the I/O imbalance.</b><p>As we enter the "decade of data," the disparity between the vast amount of data storage capacity (measurable in terabytes and petabytes) and the bandwidth available for accessing it has created an input/output bottleneck that is proving to be a major constraint on the effective use of scientific data for research. <i>Scalable Input/Output</i> is a summary of the major research results of the Scalable I/O Initiative, launched by Paul Messina, then Director of the Center for Advanced Computing Research at the California Institute of Technology, to explore software and algorithmic solutions to the I/O imbalance. The contributors explore techniques for I/O optimization, including: I/O characterization to understand application and system I/O patterns&#x3b; system checkpointing strategies&#x3b; collective I/O and parallel database support for scientific applications&#x3b; parallel I/O libraries and strategies for file striping, prefetching, and write behind&#x3b; compilation strategies for out-of-core data access&#x3b; scheduling and shared virtual memory alternatives&#x3b; network support for low-latency data transfer&#x3b; and parallel I/O application programming interfaces.</p>
$46.50