Skip to content
Home/ Verification by Error Modeling: Using Testing Techniques in Hardware Verification (2003)
Verification by Error Modeling: Using Testing Techniques in Hardware Verification (2003)

Verification by Error Modeling: Using Testing Techniques in Hardware Verification (2003)

by Radecka, Katarzyna
No customer reviews yet ISBN 9781402076527

About the author

Product details

Pub dateNov 30, 2003
ISBN-101402076525
ISBN-139781402076527
LanguageEnglish
Last updated 2026-08-29 02:45
$114.64
In stock — ships in 24 hours with free tracking
Delivery by Monday, September 21, 2026
Qty
Sign in to Add to Saved list
Free delivery on orders over $35.
15-day returns. Any reason.
Secure checkout. We never store card details.

Readers who bought this also bought

More from Electronics - Circuits - General
See all
Electricity and Electronics with Windows 3.5 Disk
Newman, Thomas E
$234.19
Introduction to Circuits with Electronics: An Integrated Approach
Belanger, P R
$338.71
Encyclopedia of Electronic Circuits, Volume 7
Graf, Rudolf F
$55.74
Circuit Troubleshooting Handbook
Lenk, John D
$34.26
Flexible Printed Circuitry
Stearns, Thomas H
$60.08
Schaum's Easy Outline Electric Circuits
Nahvi, Mahmood
$13.61