Advanced Hdl Synthesis and Soc Prototyping: Rtl Design Using Verilog (2019)

Explains SOC architecture and micro-architecture design with case studies

Covers practical scenarios and issues, helpful to both students and professionals

Discusses systems design and testing scenarios using modern FPGAs